Worst-case design uses extreme process corner conditions which rarely occur. This costs additional power due to area over-dimensioning during synthesis. We present a new design strategy for digital CMOS IP that makes use of forward body biasing. Our approach renders consistently a better performance-per-area ratio by constraining circuit over-dimensioning without sacrificing circuit performance. Dynamic power is reduced depending upon the ratio of flipflops to logic-gates, and data activity. On a set of benchmark circuits in 65nm LP-CMOS, we observed performance-perarea improvements up to 81%, area and leakage reductions up to 38%, and total power savings of up to 26% without performance penalties.
Introduction
Conventional and well-established digital design practices are based on a worst-case design (WCD) style to guarantee chip operation for meeting timing specifications among the process corners [1] . The circuit is designed in the slow-process corner to meet frequency specifications, while the maximum leakage target is verified in the fast-process corner. However, such extreme process corners rarely occur in most of the fabricated chips. Moreover, WCD makes high performance specifications harder to meet due to overdimensioning of the design. Over-dimensioning leads to a larger silicon footprint, higher power consumption and larger leakage. Fig.1 shows the area-delay trade-off involved during logic synthesis. Observe that circuit area depends on the process margin. If a lower process margin can be tolerated without a parametric yield penalty, circuit performance can be increased without spending excessive area. Statistical circuit design has long been seen as a viable way to avoid the use of worst-case parameters [2] [3] . Yet these approaches have not totally found their way in industrial practices. This is because, among other reasons, the moving average of process parameters, the flexibility of fabrication of the same chip design in multiple foundries, and the lack of appropriate EDA tools for statistical logic synthesis. In this paper we show that a body bias driven logic synthesis overcomes these drawbacks.
A way out to avoid the previously mentioned weaknesses has been the use of post-silicon tuning. Basically, postsilicon tuning approaches have been proposed for improving product-binning yields and for trading-off powerperformance [4] [5] , but do not eliminate the problem of area over-dimensioning. Well-known approaches are: supply voltage scaling (VS) and body biasing (BB). VS is primarily used to reduce active power at the expense of a lower circuit performance [4] . BB is typically used for leakage reduction or performance tuning [4] [5] . Forward body biasing (FBB) is preferred over VS to achieve increased performance [4] . This is because the power penalty of FBB is lower in case of dynamic-power dominant designs. Leakage power of digital IP blocks is only a concern when the circuit is in standby. Moreover, FBB needs only to be applied to those die samples with a lower speed than the nominal process outcome. Such samples have already a low intrinsic leakage power. A joint design-time and post-silicon tuning optimization strategy for minimizing leakage under delay constraints was proposed in [6] . This approach relies on detailed process variability inputs, and is capable of reducing processdependent delay spread. However, it does neither consider a timing speed-up nor a circuit area reduction as outcome. Other works propose body bias clustering at design-time for minimizing leakage under delay constraints [7] [8] , or enhancing circuit performance [9] . These approaches do not consider a (joint) design-time optimization for improving performance or reducing area of the circuit.
High-performance circuits typically use low-V th devices to speed-up critical delay paths at the cost of an intrinsic higher device leakage [10] . The application of FBB offers additional benefits. FBB can be used to further enhance low-V th performance. Alternatively, it can eliminate the use of multiple V th options. Moreover, FBB can achieve low-V th performance during operation with lower standby leakage when it is used dynamically at run-time.
In this work we leverage FBB to improve the performance-per-area (PPA) ratio of digital CMOS circuits. We enhance state-of-the-art solutions by enabling logic synthesis with FBB under bounded process variation influences. Given a FBB range, our approach finds the best PPA ratio that meets a target performance specification. Pre-silicon design optimization is done by selecting the appropriate synthesis point in between worst-case and bestcase process conditions given a FBB range. Moreover, as with other post-silicon approaches, FBB can be applied dynamically at run time to speed up slow chip samples. The reason for this is to minimize leakage overhead related to FBB during standby operation. We show that our approach renders smaller area and lower-power circuits at no performance penalty despite their fabrication in a process corner other than the nominal one. In summary, the contributions of this paper are the following:
 A new body bias driven gate-level optimization method is proposed to improve performance per area of digital integrated circuits.  A new approach to evaluate the design's quality based on the performance per area metric.  Full integration of our approach with a state-of-theart commercial design flow. The rest of this paper is organized as follows. In Section 2 we introduce body bias driven design. Section 3 presents the theoretical background and modeling. Finally, Section 4 shows our benchmarked results.
Body Bias Driven Digital Design Concept
Under WCD, digital CMOS circuits are implemented to meet timing specifications for slow process conditions. Observe, however, that FBB enhances circuit speed. Bearing this in mind, one does not need to pursue WCD. Instead, it is possible to design the circuit in between the worst and nominal process corners provided that the IC has FBB capabilities to correct performance deviations due to fabrication outcome. This creates opportunities for more cost-effective solutions without sacrificing performance specs and parametric yield. The results have been obtained experimentally for a 65nm LP-CMOS standard-V th ring-oscillator test structure [4] . Up to 20% performance increase was measured when 0.4V FBB is applied to both N-and P-wells simultaneously. The lefthand side of Fig.2 plots the relationship between circuit area and relative clock period. For increasing FBB values, the trade-off curve shifts linear proportional to a reducing clock period. Notice that a performance increase by FBB can be traded-off against a performance decrease due to a smaller circuit area. In this way, we are able to maximize the PPA ratio of the circuit at design-time, while meeting a target performance.
Optimal Performance-per-Area Design
In this section we present the theoretical background of BBD design for achieving an optimum PPA ratio. We explore area, performance and power trends.
Design for Body Bias Driven Optimum PPA
The delay of a digital logic gate can be modeled as:
where x is the gate sizing factor (x1), C intr and C load are the intrinsic and load capacitance of a gate, respectively. I drive is the current drive of a gate, and depends on both V DD and V th . Parameters d 0 and d 1 represent the intrinsic and loaddependent gate delays, respectively, as can be inferred from expression (1) . FBB impacts the delay of the circuit. From experimental results [4] , we model the normalized delay dependence on FBB by a linear function as follows
The delay at various FBB conditions has been normalized to the case of nominal body bias. V BB represents the FBB value: V BB =V pwell =V DD -V nwell . Parameter k 1 is the polynomial coefficient, which is different for each gate. The maximum error of expression (2) was found lower than 1.5% for 65nm LP-CMOS test-structures [4] .
Combining (1) and (2), we model the delay and area of a CMOS digital logic circuit as:
where i is an index that runs over all gates in the circuit, j is an index that runs over all paths in the circuit, D j is the delay of path j,  is the collection of all paths in the circuit, and A i is the minimum area of gate i. Expression (3) constrains the delay of each circuit path to be less than the targeted clock period, T ck . Circuit performance and area are key performance metrics for digital circuit designers. Therefore, we based our design synthesis on the PPA metric to qualify the design for performance while accounting for over-dimensioning. This metric depends on the CMOS technology and available standard cells in which the circuit is synthesized. Let
A higher PPA value indicates that the circuit design utilizes silicon area more effectively to achieve a high performance. In our analysis, we made use of a normalized representation of PPA. The normalization has been done against the highest performing circuit under WCD (f ck =f max =1/T min , A total =A max ).
The actual value for T min can be found by correlating the targeted clock period and the one obtained from static timing analysis of the synthesized design. Two regions can be clearly identified, namely, a region where a good correlation occurs, and a region where the actual clock period can no longer meet the targeted clock period. T min is found at the border of these regions. Our criterion for T min is a maximum deviation of 5% between targeted clock period and the one obtained after synthesis. 3 shows a typical trade-off curve for a generic digital logic circuit. The curve is composed out of a multitude of designs that are synthesized to meet a distinct clock period constraint, T ck . The area and clock period have been normalized to the best performing design (A max , T min ). Observe that high-performance circuits consume more area than slow circuits. This is due to gate upsizing to speed-up critical circuit paths. The trend shown in Fig.3 can be modeled by a rational function with , , and  as fitting parameters.
There exists a point on (7) with an optimum PPA. This point indicates the lowest clock period without circuit overdimensioning. By combining (5) and (7), we obtain
The clock period value at which the maximum PPA occurs (T best ), can be determined by making the derivative of PPA with respect to T ck equal to zero.
T ck >T best , yields circuits without area over-dimensioning, and the contrary holds true for T ck <T best . Therefore, T best identifies the minimum clock period possible without circuit over-dimensioning. Under WCD, T best may be too large for high-performance designs to meet the target frequency spec. In this case, over-dimensioning cannot be avoided, thereby worsening PPA. Next, we investigate area, clock period and PPA trends for WCD and BBD design styles. For this purpose, we took a generic digital logic circuit with calibrated technology parameters for 65nm LP-CMOS. For BBD, we utilized a maximum FBB of 0.4V. Fig.4 shows the design synthesis exploration space for circuit area, clock period and PPA. The area and clock period curves are plotted for the WCD (solid line), and the BBD (dash-dotted line). The iso-PPA curves are plotted as overlay; the intersection with the area-clock period curves represents the normalized PPA ratio of the design. Since logic synthesis aims usually at a target speed, as way of example, all PPA values of Fig.4 have been normalized to the maximum frequency circuit design under WCD (T ck =T min ). The triangle is located at a clock period of T min , while the circles relate to T best .
Observe from Fig.4 that BBD achieves a better PPA ratio than WCD under all circumstances. For a given circuit area, BBD achieves higher performance than WCD. Alternatively, BBD enables lower area designs for a given clock period. For a FBB of less than 0.4V FBB, the area-clock period curve would be located in between the two curves plotted in Fig.4 . Therefore, it makes most sense to use BBD with a maximum FBB to obtain the best PPA ratio.
Power Implications
The power consumption of a digital logic gate can be modeled as:
where a is the switching activity of the gate, and f ck is the Point at which gate upsizing starts to occur operating frequency. I leak is the leakage current of a gate, which depends both V DD and V th . From experimental results [4] , we model the normalized leakage current dependence by a fourth-order polynomial expression as follows
The leakage at various FBB conditions has been normalized to the case of nominal body bias. As before, V BB represents the FBB value: V BB =V pwell =V DD -V nwell . Parameters l are the polynomial coefficients, which are different for each gate. The maximum error of expression (11) is lower than 6% for 65nm LP-CMOS test-structures [4] .
Combining (10) and (11), we model the power consumption of a CMOS digital logic circuit as:
where i is an index that runs over all gates in the circuit.
We investigated the relationship between area, clock period and power for WCD and BBD. The analysis was done at V DD =1.2V and T=85 o C. Fig.5 shows the design exploration space for the same circuit as before. The isopower curves are plotted as overlay; their intersection with the area-clock period curves represents the power of the design. Notice that BBD enables lower power operation at a constant clock period. For a given power target, BBD offers better performance and area figures. The application of FBB increases leakage power significantly. This is a concern when the circuit is in standby operation. Therefore, we combine BBD with dynamic FBB. No FBB is applied to the circuit during standby.
Benchmarked Results
Commercial synthesis tools can target area optimization subject to delay constraints. To validate our approach, we have implemented BBD in Cadence's commercial logic synthesis tool. To enable BBD, digital cell libraries are required with FBB-characterized timing views. In our case, BBD is based on 0.4V FBB for the whole design. BBD and WCD have been analyzed and compared for sixteen circuits of the ITC99 benchmark suite [11] . The circuits have been mapped on 65nm LP-CMOS to operate at V DD =1.1V, and T=85 o C. The area results after synthesis have been corrected with a row utilization factor of 0.9 to account for layout effects. The total and leakage power of the circuit has been determined at V DD =1.2V, T=85 o C, and a low data activity of 5%. Two different synthesis cases have been investigated. The first case concerns design synthesis for maximum PPA independent of the chosen design style. The second case concerns the design synthesis for maximum frequency under WCD. In the latter case, BBD is done to operate at the same speed at a lower area cost to improve the PPA ratio.
Model Validation
This section provides detailed information on circuit area, clock period, PPA and power trends for ITC99 benchmark circuit b11. The circuit contains 31 flip-flops and about 700 combinational gates. Observe from Fig.6 the close match between the modeled and the synthesized area-clock period trends. From (10), we have calculated a T best value of 1.34ns and 1.11ns for WCD and BBD, respectively. This matches with those obtained coarsely through synthesis (WCD: 1.39ns, BBD: 1.2ns). Moreover, we found similar PPA trend as presented before. The PPA value for each synthesis point has been indicated in Fig.6 Fig.7 shows the same area and clock period trends as before, but now with the normalized power consumption for each design as overlay. Observe that the power consumption trend is similar as found before, as illustrated in Fig.5. Table 2 shows the results obtained the benchmark circuits when synthesizing for maximum PPA under WCD and BBD. The process condition for which the results have been obtained is indicated as well. All BBD results are made relative to the WCD results for the corresponding process condition. For each circuit, the PPA ratio has been normalized to maximum performance design (T ck =T min ). Observe that the PPA ratio can differ for each benchmark circuit. This depends on circuit characteristics such as path delay distribution, and logic depth. Under WCD, we found a maximum PPA ratio ranging from 1 to 1.32 (1.09 on average). The benefits for BBD are higher (1.02-1.81; 1.39 on average). For a given circuit, BBD provides always a higher maximum PPA ratio than WCD. All BBD circuits operate faster than their WCD counterparts. Moreover, most BBD circuits are smaller.
Design Synthesis for Maximum PPA
The total power is dominated by dynamic power consumption, even in the fast process corner and T=85 o C. It is not much process-dependent. Observe that the total power for BBD is generally higher than under WCD. This is mainly because of the higher operating frequency for BBD. In case of a lower total power for BBD, the circuits operate at a similar frequency but have a smaller area. For the considered circuits, the BBD total power ranges from 0.7 to 1.62 times the total power of the WCD. The leakage power for BBD decreases by the same factor as the circuit area for nominal and fast process conditions. For slow process and active mode (non-standby) operation, the BBD leakage power is higher than the WCD leakage power due to utilization of FBB (3.65x-5.51x higher). Recall that we apply dynamic FBB during chip operation. In this way we avoid the leakage penalty associated to FBB during standby operation. Table 3 shows the results for the benchmark circuits when synthesizing for maximum performance under WCD. The BBD circuits are synthesized to match the WCD performance. Table 3 uses a similar set-up as Table 2 .
Design Synthesis for Optimum Area
Observe that BBD circuits enable large area savings when designed for maximum WCD frequency. The area reduction ranges from 2% to 35% as compared to the WCD circuit (21% on average). The lower area comes mostly from the area scaling of the combinatorial logic. In general, BBD circuits have less logic gates than WCD ones, while the amount of flip-flops is the same. The largest area savings have been obtained for the b11 and b14 circuits, which have 21-28x more logic gates than flip-flops. This ratio is lower for the other circuits. The PPA ratio scales inversely proportional to area. For BBD, the PPA ranges from 1.02 to 1.61 for the benchmark circuits (1.28 on average). BBD renders both lower total power and leakage power. Observe that the BBD total power is generally lower than in case of WCD when operating at the same frequency. For the considered circuits, one can see total power savings of up to 26% for BBD. BBD primarily affects logic gates in the data path, thus the clock power is not much reduced. We observed that the power savings are larger for higher data activities. For a data activity of 30% instead of 5%, the total power savings are up to 35% for BBD (not shown in Table 3 ). The leakage savings of the BBD circuits are in between 2-38% when FBB is not enabled. Observe that the leakage power reduces more than the total power for all considered circuits. For slow chip samples, the leakage power increases up to 4.92x with FBB. Recall that this leakage increase is of no concern since FBB is disabled during standby operation.
Conclusions
We presented a new design strategy for digital CMOS IP that makes use of forward body biasing. Our approach renders consistently a better performance per area ratio by constraining circuit over-dimensioning without sacrificing circuit performance. Dynamic power is reduced depending upon the ratio of flip-flops to logic-gates, and data activity. On a set of benchmark circuits in 65nm LP-CMOS, we observed performance-per-area improvements up to 81%, area and leakage reductions up to 38%, and total power savings of up to 26% without performance penalties as a benefit from our proposed body bias driven design strategy. Relative values are shown w.r.t. WCD for the process condition that is indicated in the row "Process". 
